Abstract-The objective of this paper is to implement a baseband OFDM transceiver on FPGA hardware. The design uses 8-point SL T/ISL T (Slantlet/Inverse Slantlet) for the processing module with processing block of 8 inputs data wide.
I. INTRODUCTION
Orthogonal Frequency Division Multiplexing (OFDM) is a multi-carrier modulation technique which divides the available spectrum into many carriers, by spacing the channels much closer together and making all carriers orthogonal to one another to prevent interference between the closely spaced carriers. The main advantage of OFDM is their robustness to channel fading in wireless environment [1] . One of the main disadvantages of (OFDM) is its high peak-to-average power ratio (PAPR). OFDM transmitters therefore require very linear output amplifiers with wide dynamic range, these are expensive and inefficient [2] .
The other limitation of OFDM in many applications is that it is very sensitive to frequency errors caused by frequency differences between the local oscillators in the transmitter and receiver. In the mobile radio environment relative movement between transmitter and receiver causes Doppler frequency shifts. These random frequency errors in OFDM system distort orthogonality between subcarriers and thus inter-carrier interference (I CI) occurs [1] .
Polynomial cancellation coding (PCe) is a very efficient technique proposed recently, and provides several benefits for
OFDM. An OFDM system with PCC is named polynomial cancellation coded OFDM (PCC-OFDM), which reduces intercarrier interference (lCI). Moreover, it reduces out-of band power and lSI in OFDM system. Used in its simplest form, PCC achieved these advantages at the cost of bandwidth efficiency. The main idea of PCC is to map each complex number which is to be transmitted onto a group of subcarriers, with appropriate weightings, rather than to a single sub carrier [3] .
978-1-4244-7534-6/10/$26.00 mOlo IEEE Recently, 1. W. Selesnick has constructed the new orthogonal discrete wavelet transform called the Slantlet (SL T), with two zero moments and with improved time localization. This transform method has played an important role in signal and image processing applications; it has been successfully applied in compression and denoising [4] .
In the next two sections, a brief description to PCC coding and Slantlet Transform used for OFDM system are presented.
Then a detail description to FPGA implementation of Slantlet PCC-OFDM system is also presented.
II. POLYNOMIAL CANCELATION CODING (PCe)
PCC is a coding method for OFDM in which the information to be transmitted is modulated onto weighted groups of subcarriers rather than onto individual subcarriers [5] . Weighting are the coefficients of Binomial series [6] : (1-x) 1 = 1 -x weightings are + 1 , -l.
groups of three weighted subcarriers, m=3;
(l-x) 2 =1 -2x+x 2 weightings are +1 , -2 ,+l.
(1)
Note that the sum of weightings is zero. The case study in this work is a group of pair subcarriers (i.e. M=2*n, where M is the number of PCC outputs and n is the number of PCC inputs), for normal OFDM M=n. The way in which PCC and DePCC mapping is calculating, illustrated using the following Eqs. [5, 7] :
• For PCC mapping (input u and output p) 
III. SLANTLET FILTERBANK
The Slantlet Transform (SL T) is an orthogonal Discrete Wavelet Transform (DWT) with two zero moments, improved time localization, and is based on designing different filters that are not product for each scale instead of using filterbank iterati on [4] .
In general, the algorithm to obtain the I-scale Siantlet filterbanks is, as follows:
• The I-scale Siantlet has 21 filterbanks. The first filterbank is called the low pass filter (LPF), and its transfer function is h1(n). The adjacent to the LPF filterbank has transfer function fi(n). Both htCn) and ji(n) are to be followed by down sampling of 2/.
• The remaining 2/-2 filterbanks, there transfer functions are g;(n) and its shifted time reverse gl(2 ; 1 -1)-n) for i= I I, I -2, ... ,l. Each g;(n) and its shifted time reverse are to be followed by down sampling of 2 i+1 for each value i.
In the Slantlet filterbank, each g;(n) appears with its time reverse g;( (2 ; -1 _1 )-n), while htC n) does not appear with its time reverse, instead it always appears paired with the filter ji(n).
The transfer functions htCn),ji(n) and g;(n) for I-scale Siantiet are calculated using the following expressions and the parameters in Tables 1 and 2 [4]: Slantlet filterbanks has h3(n),!3(n), gin) with its shifted time reverse gi7-n) each of these transfer functions followed by 8 down sampling, and gJCn) with its shifted time-reverse gJC3-n) each followed by 4 down sampling. Tables 1 and 2 give the parameters of htCn),ji(n), g;{n). .
The SL T -based OFDM modulator and demodulator of the PCC-OFDM system are shown in Fig. 3 . PCC is to be added 20lO 7th International Multi-Conference on Systems, Signals and Devices to the SL T-based OFDM system known as SLT based PCC OFDM system and results in better performance to the system [9] . The block diagram of the Slantlet based PCC-OFDM system is depicted in Fig. 4 . The processes of the SIP converter, the signal demapper and the insertion of training sequence are the same as in the FFT-OFDM system. Also, 
(ISL T) will be applied to the signal. After that, the PIS converter will convert the OFDM symbol to its serial version and will be sent through the channel. At the receiver, also assuming synchronization conditions are satisfied, first SIP converts the OFDM symbol to parallel version. Then, the SL T will be performed. The zero pads will be removed and the other operations of the channel estimation, channel compensation, PCC demapper, signal demapper and PIS will be performed in a similar manner to that of the FFT-based OFDM.
We showed in our work in [10] 
B. The Receiver Section:
The same process done in the transmitter section has been done in the receiver section but in reverse order. The FPGA implementation of the receiver is carried out using three major blocks (entities) namely: S2PR], safrec and serial _converter. Table 3 . The input vector is {O,I,I,O}, the real values are rounded in VHDL to three digits while in Matlab is rounded to four digits after the decimal point. Notice that, the length of the ISL T input is of power 2. The simulation using ModelSim Altera 6. 1 g of isltsafcomponent is shown in Fig. 13 . B. The Receive r Section: It is worth noted from the obtained synthesis reports of the designed system when implemented using Cyclone III device that the operating frequency was 71.96 MHz using an input clock frequency of 50 MHz. Furthermore, the total logic elements (LEs) used were 772, the total registers were 485, while the total pins were 25. Ing. Peter Pohlig.
